Abstract-In this letter, we focus on the border-trap characterization of TaN/HfO 2 /Si and TaN/HfO 2 /strained-Si/Si 0.8 Ge 0.2 n-channel MOSFET devices. The equivalent oxide thickness for the gate dielectrics is 2 nm. Drain-current hysteresis method is used to characterize the border traps, and it is found that border traps are higher in the case of high-κ films on strainedSi/Si 0.8 Ge 0.2 . These results are also verified by the 1/f-noise measurements. Possible reasons for the degraded interface quality of high-κ films on strained-Si are also proposed.
I. INTRODUCTION
H IGH-κ GATE dielectrics, such as hafnium oxide (HfO 2 ), have been extensively studied as possible replacement for silicon-dioxide (SiO 2 ) gate dielectrics for the scaled CMOS technologies. Specifically, the superior thermal stability and electrical characteristics of the TaN/HfO 2 gate stack have been well studied [1] , [2] . However, such high-κ devices suffer from degradation in channel mobility [3] . In order to enhance the inplane mobility of both electrons and holes compared to bulk, a strained-Si layer is deposited on a relaxed-Si 1−x Ge x -buffer layer [4] , [5] . However, in the case of strained-Si on Si 1−x Ge x , Ge diffusion to the Si/ HfO 2 interface may result in an increase in the interface state and fixed-charge densities for these devices [6] . Furthermore, the presence of border traps [7] , which can exchange charge with Si on a time-scale ∼1 s, can increase 1/f noise as reported in the study in [8] . The evaluation of border traps and interface traps is, thus, a critical reliability concern in the case of high-κ/Si or high-κ/strained-Si MOSFET devices. Interface quality, along with the 1/f noise of TaN gate and Hfbased dielectric, is discussed in the study in [9] , [10] . In this letter, we report a detailed characterization of border traps in TaN/HfO 2 /Si and TaN/HfO 2 /strained-Si/Si 0.8 Ge 0.2 MOSFET devices. We have used drain-current hysteresis [11] and 1/fnoise methods to characterize the border traps. II. EXPERIMENTAL
A. Device Fabrication
The devices are fabricated on a strained-Si layer of 10-nm thickness epitaxially grown on top of a Si 0.8 Ge 0.2 relaxedbuffer layer. This relaxed-buffer layer is grown on a thick SiGegraded layer, where the Ge concentration is varied from 0% to 20%. In this letter, HfO 2 was deposited at 400
• C, followed by a postdeposition annealing at 500
• C for 60 s. The S/D regions were formed using solid-phase-epitaxy (SPE) regrowth methods followed by a furnace anneal at 550
• C for 10 min in N 2 ambient. After the SPE process, the wafers have subsequently undergone an rapid thermal annealing at 650
• C for 10 s, followed by a forming gas anneal at 350
• C. The surface roughness is measured by atomic force microscope, and the rms value of roughness is about 1.3 nm. This value of rms roughness is quite normal for strained-Si, and we have also not observed any visible evidence of dislocations or island formation. There is no high-temperature-annealing step in the fabrication process. The interfacial layer growth between high-κ and silicon substrate is therefore expected to be minimum and is about 5 Å.
B. Charge-Pumping Measurements
The devices are subjected to a variable-base chargepumping pulses in order to study the interface quality. For the charge-pumping measurements, the high-voltage level (V HL ) of the applied pulse is fixed, and the low-voltage level (V LL ) is varied. Measurements are done at different frequencies. In Fig. 1 , we note that the frequency-normalized charge-pumping current (I CP /f ) does vary with frequency. This leads to the conclusion that I CP is affected by the gate leakage current. Hence, accurate measurement of interface traps is quite difficult. Because of this, we also estimated the value of ∆D it independently from the subthresholdswing measurements. The value of ∆D it is observed to be roughly in the range of mid to high 10 11 cm −2 · eV [14] . Ge diffusion to the high-κ interface has been postulated to be a cause for the degraded interface in the case of strained-Si devices [6] .
C. Hysteresis and 1/f-Noise Measurements
For the hysteresis measurement, Keithley K617 electrometer is used to measure the drain current, while HP6622A and HP33120A are used to supply V DS and V GS , respectively. The substrate is connected to ground. The gate voltage is varied from accumulation to inversion to obtain the forward I D -V GS characteristics and from inversion to accumulation to get reverse I D -V GS characteristics. Gate bias is swept at a rate of 50 mV/s during the hysteresis measurement. The drain bias V DS is kept at 0.1 V. To study the dependence of stress voltage on hysteresis, constant voltage stress is applied to the gate terminal. During the stress measurements, the source, drain, and substrate terminals are tied together and connected to ground. Stress voltage has been applied to the gate terminal for a fixed duration of time using HP33120A. Hysteresis characteristics are monitored at regular intervals of time by interrupting the stress bias. The 1/f-noise measurements have also been performed on these devices to understand the effect of border traps on the device-flicker-noise properties. The transistors are biased at a V DS of 0.1 V. The gate bias is varied, and 1/f noise is measured as a function of gate-bias voltages. The frequency range is 15 Hz-1.5 kHz.
III. RESULTS AND DISCUSSION
The I D -V GS hysteresis characteristics of both HfO 2 /Si and HfO 2 /strained-Si devices with channel length L = 10 µm are plotted in Fig. 2 . Drain-current hysteresis measurements are performed after fixed stress intervals at V GS = 3 V. In Fig. 2 , it can be clearly seen that the prestress threshold voltage of the strained-Si sample is higher compared to the control-Si sample. From the band alignment [15] , it is obvious that strained-Si must show a smaller V t . If Ge is segregated at the interface, negative fixed charge is generated [6] , which can cause a higher V t , as observed in Fig. 2 . This means that negative fixed charge due to Ge out diffusion could be a dominant effect in determining V t rather than the band alignment. A typical value of effective mobility for strained-Si devices measured in our samples is about 200 cm
at an effective field of 0.4 MV · cm −1 , whereas it is 160 cm 2 · V −1 · s −1 for control-Si devices. A positive shift in threshold voltage is also observed, which suggests that electron trapping is a dominant mechanism during the constant-voltage stress. Subthreshold swing in the strained-Si sample is also higher compared to the control-Si sample for both the prestress as well as the poststress conditions. This has also been shown to be due to the Ge out diffusion from the SiGe layer, which creates additional interface states [6] . In Fig. 2 , as the stress time is increased, the positive shift in I D -V GS for strained-Si is observed to be smaller compared to the control-Si sample. This can be explained from the fact that strained-Si has a larger conduction band offset with the HfO 2 as compared to the control Si. Therefore, the larger band offset gives rise to a lower substrate injection of electrons for the case of strained-Si MOSFETs.
The density of border traps per unit area (N bt ) can be calculated from the hysteresis measurements using the following equation [11] :
where q is the electron charge, C OX is the capacitance of the device per unit area, and ∆V GS is the change in gate voltage at constant current 1 × 10 −6 A in the weak-inversion region. The surface band bending at this current level is found to be 0.54 and 0.59 eV for virgin HfO 2 /Si MOSFET and HfO 2 /strained-Si MOSFET, respectively. It is clearly shown in Fig. 2 that the magnitude of hysteresis is higher in the case of HfO 2 /strainedSi MOSFET compared to the HfO 2 /Si MOSFET. This result holds true for virgin, as well as stressed, devices. Fig. 2 (inset) shows the N bt as a function of stress time extracted from the hysteresis measurements using (1). This shows that border traps increase with stress time in both cases, but the absolute value is higher in the case of HfO 2 /strained-Si MOSFETs.
We have compared the prestress 1/f noise in HfO 2 /Si MOSFETs and the HfO 2 /strained-Si MOSFETs. The results are verified on at least three to four devices in each case. The drain-current power spectral density for both the sets of devices is measured. The drain-current power spectral density (S ID ) versus frequency (f ) is plotted in Fig. 3(a) . The border traps have been known to communicate randomly with the conduction-band electrons via the interface states [11] . As a result, the number of channel carriers fluctuate, giving rise to a higher 1/f noise in the strained-Si/HfO 2 case compared to the Si/HfO 2 MOSFETs. The increase in noise observed may well be contributed partly by the threading dislocations [16] . Since the threading dislocations are known to create trap centers within the channel, they play a similar role as the interface traps and, therefore, have a very low time constant.
On the other hand, the border traps studied in this letter will have time constants on the order of seconds, which results in the hysteresis behavior in the dc I-V characteristics. Hence, while the threading dislocation density (TDD) may contribute to the flicker noise, the defects created due to the TDD are not expected to give rise to the hysteresis behavior, which is essentially attributed to the border traps. The normalized power spectral density (S ID /I 2 D ) versus V GS is plotted for both HfO 2 /Si and HfO 2 /strained-Si devices in Fig. 3(b) . In Fig. 3(b) , for Si/HfO 2 sample, S ID /I 2 D remains almost constant for the lower gate-voltage region, and the plateau observed is a characteristic of the number fluctuation theory [12] , [17] . One can also observe that the 1/f noise is higher in the case of HfO 2 /strained-Si MOSFETs compared to the HfO 2 /Si MOSFET devices. This further confirms the presence of higher number of border traps in TaN/HfO 2 /strained-Si devices. The higher N bt for HfO 2 /strained-Si devices is likely to be caused by 1) Ge diffusion to the interface [12] and 2) stress at the interface due to the presence of strained-Si layer.
IV. CONCLUSION
The characterization of border and interface traps for TaN/HfO/strained-Si/Si 0.8 Ge 0.2 MOSFETs and the TaN/HfO 2 /Si MOSFET devices has been performed. There is evidence that the strained-Si layer induces a higher density of border traps and interface traps when a high-κ film is deposited on the strained-Si region. We have confirmed the presence of higher border-trap density in the strained-silicon MOSFETs using a drain-current hysteresis technique, which is further validated by the 1/f-noise measurements.
